Maisto, Vincenzo (2024) Harnessing Energy Across the Computing Landscape: Cross-domain Approaches for Energy Efficiency and Hardware Consolidation. [Tesi di dottorato]

[thumbnail of MaistoVincenzo_ITEE_PhDThesis.pdf] Documento PDF
MaistoVincenzo_ITEE_PhDThesis.pdf
Visibile a [TBR] Amministratori dell'archivio

Download (21MB) | Richiedi una copia
Tipologia del documento: Tesi di dottorato
Lingua: English
Titolo: Harnessing Energy Across the Computing Landscape: Cross-domain Approaches for Energy Efficiency and Hardware Consolidation
Autori:
Autore
Email
Maisto, Vincenzo
vincenzo.maisto2@unina.it
Data: 2024
Istituzione: Università degli Studi di Napoli Federico II
Dipartimento: Ingegneria Elettrica e delle Tecnologie dell'Informazione
Dottorato: Information technology and electrical engineering
Ciclo di dottorato: 37
Coordinatore del Corso di dottorato:
nome
email
Stefano, Russo
stefano.russo@unina.it
Tutor:
nome
email
Cilardo, Alessandro
[non definito]
Data: 2024
Parole chiave: Energy Efficiency, Computer Architectures, Hardware Consolidation, Green Computing
Settori scientifico-disciplinari del MIUR: Area 09 - Ingegneria industriale e dell'informazione > ING-INF/05 - Sistemi di elaborazione delle informazioni
Informazioni aggiuntive: Come da istruzioni, segno qui di appartenere al ciclo 37.
Depositato il: 28 Feb 2025 12:32
Ultima modifica: 12 Ago 2026 05:38
URI: https://www.fedoa.unina.it/id/eprint/16606

Abstract

Computing technologies are nowadays ubiquitous and their demand is expanding at an ever-increasing rate. The environmental footprint of such immense growth is a severe environmental issue, with computation alone expected to account for 20% of the global energy demand by 2030. If on one hand, the interest in green computing approaches is rising, on the other, the modern digital computing landscape is extremely diverse and heterogeneous. High-end cloud systems are cluster-based and business-oriented, edge and IoT devices are concerned with field deployment and battery power, while low-power micro-architectural designs focus on low-level optimizations. Nevertheless, all domains share the urge for lower energy consumption, either to save on the datacenter energy bill or prolong battery lifetime. Unfortunately, most techniques are domain-specific and non-generalizable, and there seems to be no silver bullet to save energy. In the quest for energy consumption reduction across computing domains, this thesis presents and validates common approaches for energy efficiency and hardware consolidation across the digital computing landscape. We target server-class HPC clusters, edge MPSoC platforms, and low-power micro-architectural designs. We enable hardware consolidation with advanced hardware/software co-design, scalability, and heterogeneity, and avoid domain-specific methodologies. In the HPC domain, we enable efficient acceleration of erasure coding in distributed file systems with low-power and scalable PCIe-attached accelerators. In edge computing, we focus on multi-tenant edge-AI on MPSoC platforms and propose our heterogeneous deep learning acceleration platform. Finally, we address low-power RISC-V vector consolidation, enabling and validating multi-threaded vector computation on open-source micro-processors.

Downloads

Downloads per month over past year

Actions (login required)

Modifica documento Modifica documento