Terracciano, Vincenzo (2025) Modeling and Experimental Investigation of Silicon Carbide MPS/JBS Diodes and Emerging Power Device Architectures. [Tesi di dottorato]

[thumbnail of ITEE_Thesis_Vincenzo_Terracciano.pdf] Documento PDF
ITEE_Thesis_Vincenzo_Terracciano.pdf
Visibile a [TBR] Amministratori dell'archivio

Download (75MB) | Richiedi una copia
Tipologia del documento: Tesi di dottorato
Lingua: English
Titolo: Modeling and Experimental Investigation of Silicon Carbide MPS/JBS Diodes and Emerging Power Device Architectures
Autori:
Autore
Email
Terracciano, Vincenzo
vincenzo.terracciano@unina.it
Data: 10 Dicembre 2025
Numero di pagine: 176
Istituzione: Università degli Studi di Napoli Federico II
Dipartimento: Ingegneria Elettrica e delle Tecnologie dell'Informazione
Dottorato: Information technology and electrical engineering
Ciclo di dottorato: 38
Coordinatore del Corso di dottorato:
nome
email
Russo, Stefano
stefano.russo@unina.it
Tutor:
nome
email
Irace, Andrea
[non definito]
Data: 10 Dicembre 2025
Numero di pagine: 176
Parole chiave: Silicon carbide, MPS, JBS, SPICE, electrothermal, selfheating, snapback, wire bonding, surge current, GAA MOSFET, TCAD simulations, short-circuit, reliability, ferroelectric
Settori scientifico-disciplinari del MIUR: Area 09 - Ingegneria industriale e dell'informazione > ING-INF/01 - Elettronica
Informazioni aggiuntive: XXXVIII ciclo di dottorato ITEE
Depositato il: 10 Dic 2025 22:46
Ultima modifica: 12 Ago 2026 05:37
URI: https://www.fedoa.unina.it/id/eprint/15962

Abstract

The thesis is organized into two complementary research directions, devoted to the modelling and characterization of silicon carbide (SiC) power devices. The first concerns the development and validation of a lumped parameter electrothermal model, SPICE-compatible and geometrically scalable, for silicon carbide Merged PiN Schottky (MPS) diodes. The proposed circuit model accurately describes the forward conduction behaviour, including the dependence on temperature and geometry, self-heating effects, and the snapback phenomenon, as confirmed by TCAD simulations. Within the same research line, an experimental campaign has been carried out, followed by a failure analysis, on 1.2 kV SiC Junction Barrier Schottky (JBS) diodes, aimed at optimizing wire bonding at die level in order to increase the maximum current capability under surge current conditions. The second research direction introduces an innovative concept of 1.2 kV SiC Gate-All-Around (GAA) MOSFET, investigated through static, dynamic, and electrothermal mixed-mode TCAD simulations. The proposed cylindrically symmetric structure enables a uniform distribution of the electric field without the need for a dedicated termination region, thereby improving the trade-off between specific on-resistance and breakdown voltage. However, the 360◦ silicon dioxide insulation limits heat dissipation, making short-circuit events particularly critical. As a possible solution, the last part of the thesis investigates the integration, within the gate oxide, of a ferroelectric layer capable of limiting the current and the resulting self-heating during short-circuit transients.

Downloads

Downloads per month over past year

Actions (login required)

Modifica documento Modifica documento